We have fabricated two new types of readout ASICs for the FPCCD vertex detector, one with a 0.35 11m CMOS process, the other with 0.25 11m CMOS process and evaluated there performance. By using a finely segmented pixel CCD of 5-by-5 11m 2 called FPCCD for the vertex detector, we intend to achieve high vertex resolution as well as suppress pixel occupancy, which is essential for tracking particles and performing flavor tagging at the ILC. FPCCD imposes several requirements upon the readout ASIC concerning readout speed, noise, readout precision and power consumption. The evaluation results towards these requirements are presented and issues to be resolved are discussed.
I. INTRODUCTION
O NE of the most important physics that the ILC is aiming to study is the verification of the Higgs mechanism, which is reflected in the Higgs boson couplings. The mea surement of these various couplings requires accurate particle identification; the most crucial one is the separation between b quarks and c-quarks. In order to realize ILC's highly efficient flavor tagging, we need a vertex detector with an impact parameter resolution of 5 EB 10/(p,8sin3 / 2 e) (fLm) and a low level of pixel occupancy for accurate track reconstruction. To achieve these two goals the FPCCD uses finely segmented pixels with the size of 5 x 5 fLm2 and reads out during the inter train time of 200 ms [1], [2] . FPCCD has several advantages over other proposed options. The finely segmented pixel makes it possible to achieve an impact parameter resolution below 1.4 fLm which is well below the required 5 fLm.The inter train readout frees us from beam induced RF noise. The 50 fLm thick sensor with 15 fLm fully depleted epitaxial layer indicates small multiple coulomb scattering and high two track separation capability. Here we will address the performance study results of the readout ASIC for FPCCD vertex detector and its future prospects.
II. GOALS
There are three goals for the readout ASIC, i.e. readout speed, readout precision and power consumption. 2. In order to recognize small signal levels originated from particles injected from a shallow angle, noise level needs to be suppressed and the input signal needs to be ac curately converted. The total noise should be below 50 electrons, and, hence, the noise budget for the ASIC is 30 electrons.
3.
A total power consumption of the vertex detector below 100 W is needed in order to maintain a temperature of -40°C which is the optimum temperature that minimizes Charge Transfer Inefficiency (CTI) when there is radia tion damage in the CCD. Since there are 6000 channels in the vertex detector this is equivalent to 16 mW/ch. The FPCCD sensor is estimated to consume approximately 10 mW/ch which means the readout ASIC is allowed to consume no larger than 6 m W /ch.
III. OVERALL DESIGN OF READOUT ASIC
In order to meet all the goals specified, we have chosen to use a Successive Approximation Register (SAR) charge sharing ADC for its low power consumption and relatively high speed [3] , [4] . Since we need to provide a pre-charge period, and then acquire signals each time before initiating ADC sequence, we have employed two ADCs that operate alternately. Readout speed will be satisfied by using two 5 Mpixel/s charge sharing ADCs for each channel. For readout precision we have chosen high resolution charge sharing ADC. Here we use 10 iterations to digitize one signal into 8 bits and a check bit, this is equivalent to 10 ns/bit, i.e. 100 MHz comparator clock speed. To suppress kTC reset noise each channel has a Correlated Double Sampling (CDS) circuit. To suppress noise furthermore a Low Pass Filter (LPF) is also implemented. Differential input is used so that the ADC can suppress the effect of noise originating from the switches in the ADC. The channel design is shown in Figure 1 . In order to control the features of the ASIC we prepared two types of control registers which consist of multiple shift registers; Local Central Register (LCR) and Central Control Register (CCR). LCR is placed in every channel and can be used to optimize circuit parameters depending on CCD features. CCR is used to set circuit parameters that are used common in all channels. We use TTL signals for sending operation signals to CCD, parameter setting signals to CCR or LCR circuits. For ASIC operation signals and ASIC output signals we use LVDS signals.
IV. READOUT ASIC PROTOTYPE
We have fabricated three readout ASIC prototypes so far including the two new ASICs that are addressed in this paper. Among the three goals mentioned above first we focused on two goals, i.e. readout speed and readout precision. The first readout ASIC prototype was fabricated with 0.35 fLm TSMC mixed signal CMOS process. However several problems were observed. The noise level was 40 electrons, there were large jumps in the ADC output linearity which means poor readout precision and readout speed exceeding 1.5 MPixel/s (equiva lent to 67 ns/bit, 15 MHz clock) could not be achieved [5] . Simulation studies indicated that the ratios of capacitance for the capacitor array in the charge sharing ADC (Figure3) had deviations from the regular bit-weights [5] . Thus for the second prototype FPCCD2B, we made several modifications particularly in the ADC.
V. FPCCD2B DESIGN
The second readout ASIC prototype FPCCD2B was fabri cated with 0.35 fLm TSMC mixed signal CMOS process. The chip parameters are listed in TableIV.
Fig. 2. Layout of readout ASIC FPCCD2B
Several counter measurements were carried out in FPCCD2B to suppress the stray capacitance effect that causes ADC comparator to deviate from bit-weight (Figure3). Also the numbers of pins to the ADC comparator were increased in order to sufficiently supply current to ADC comparator [6] . Furthermore a damping resistor was attached to the input capacitor in order to settle input signal to a stable level. FPCCD2B has various circuit setting parameters and can adjust pre-amplifier gain, low pass filter parameters and switch monitor circuits, which monitor signals after pre-amplifier, after LPF and within ADC.
Modifications made at FPCCD2B to suppress the effect of ADC stray capacitance are, 1. Changed unit capacitance from 0.06 pF to 0.1 pF to sup press the overall effect of stray capacitance and strengthen tolerance from electronic disturbance. 2. Because we are handling differential input, both negative and positive charges are generated in pre-charge. Instead of generating negative charge from the bottom electrode of a capacitor when applying a positive applied voltage, which has larger stray capacitance, we generate negative charge by applying negative voltage on capacitor and using the charge generated at the upper electrode, which is less effected by stray capacitance. 3. Suppress the effect of stray capacitance in comparator by using symmetric layout 4. Set the number of switches in the ADC proportional to bit weight. This way the effect of stray capacitance attached to the switches will not degrade bit-weight. 5. Only use one definite reference voltage to pre-charge ADC. i.e. ±250 m V. The effect of stray capacitance is different when applying different volumes of voltages and will degrade bit-weight. 6. For each switch in the ADC, prepare a dummy switch to absorb the effect of channel charge injection and clock feed through due to overlap capacitance.
VI. FPCCD2B RESULTS

A. 100 MHz readout speed operation
First we verified performance of readout speed and suc ceeded in operating under 100 MHz (10 ns/bit); the required readout speed. The results of the pedestal distribution are shown in Figure4.
Fig. 4. pedestal distribution in ADC count
Then we evaluated the degree of precision of the ADC output. FigureS shows relation between ADC count and input voltage of a test pulse. There are no large jumps in the ADC output which were seen in the previous prototype [5] . If we look further into FigureS, a strong non-linear effect can be seen. This non-linear effect can be quantified by integral non linearity .
-150 -100 -50 50 Inp��Volt1 5 ge [mY] Integral non-linearity (lNL) is a measure which shows the global deviation from linearity. Although the allowance on integral non-linearity has not been specified so far, it is appropriate to reduce the amount of the integral non-linearity so as to utilize the full dynamic range of the ADC. Here we define INL as
is the linear function which runs through the origin and f(xo) (or f( -xo)). Note that we are treating data after offset correction.
The results of INL is shown in Table! . The reason of the large integral non-linearity in our prototype was identified as due to saturation features from upstream circuits. Effects from upstream circuits can be seen even in narrow range. This was improved in the next prototype AFFROC01. Detailed requirements of INL will be determined in the future tests of the detector. INL was used to evaluate the global effects of upstream circuits prior to the ADC. To evaluate the precision of the ADC itself we have to calculate differential non-linearity. Differential non-linearity (DNL) is the local deviation from the ideal function (in this case the fitted function h( x)).
We define DNL as
where data(x) is the ADC count for an input voltage x.
The results of DNL are shown in Figure6. The magnitude of DNL is approximately 6.0 LSB, which has the standard deviation of approximately 1.8 LSB. If we convolve this with the contribution from pedestal width which is 0.97 LSB, the total noise contribution is 2.0 LSB, 16 electrons. The noise level requirement is equivalent to 3.7 LSB, 30 electrons I . This indicates that the signal fluctuation is smaller than the required noise level. 
D. Power consumption
The total power consumption of FPCCD2B measured from current consumption was 30.9 mW/ch, the measured results are shown in Tablell. These are consistent with SPICE simu lation results. Note that we did not aim to achieve 6 mW/ch in this prototype and there are various redundant circuits that can be removed or can be replaced by less power consuming ones. From simulation we evaluated the major power consuming circuits. The proportion of analog power consumption for each circuit was obtained by simulation and is shown in Figure7. A large part of analog power is consumed in ABUF(Analog buffer), DIFAMP(Differential amplifier) and the comparator. ABUFs is mostly used for monitor circuits and DIFAMPs are used in LPF and CDS circuits. 2 For digital power consump tion, a large portion of direct current is consumed in LVTTLR; a receiver for Low Level TTL signals. The maximum power consumed in these circuits are 4.6 mW/ch. We used a Return-to-Zero differential signal as the serial output of FPCCD2B (Figure11). Under 100 MHz the max imum pulse width is 5 ns. Due to rising time, falling time and output delay of comparator it is more narrow in reality. This narrow pulse width makes it difficult to sample at the downstream DAQ system. 
A. Dark current
For noise analysis, first we studied dark current character istics. Dark current can generate a significant amount of noise above a curtain accumulation time and temperature [7] . The amount of generated dark current also varies at each pixel, noisy hot pixels which generate large dark current tend to have large concentrations of deep level impurities in those particular pixels [7] . We extracted hot pixels and looked at its temporal dependence and temperature dependence. The definition of a hot pixel is described in eq.3.
Q hotpixel 2': Q avg + 5 x (T all pix
Here Q hotpixel is the charge of a hot pixel, Q avg is the average charge generated through the whole CCD and (Tallpix is the standard deviation of the charge generated at the active pixels. The results are shown in Figure12 and 13. You can see that dark current is well suppressed under ILC operating conditions of an accumulation time of 200 ms and the temperature -40°C. the amount of noise to be approximately 55 electrons, which is close to the amount required for FPCCD. Because dark current well suppressed and the ASIC noise contribution is 16 electrons, we can conclude that main noise contribution is CCD readout circuit.
C. SIN
Fe55 .,-ray generates approximately 1600 electrons at the sensor, which is similar to the amount of signal generated when a charged particle is injected to the FPCCD 5 x 5 J-Lm 2 pixel at a deep angle. When the particle is injected in a shallow angle SIN may degrade down to a factor of three. We analyzed 3000 frames of Fe55 irradiated data, for each frame Fe55 was irradiated for 10 seconds under -40°C. Fe55 spectrum of single pixel hit is shown in Figure 14 . You can see the 5.9 keY and 6.4 keY signal peak coming from a Fe55 event. The measured SIN and energy resolution is 37 and 120 eV respectively. When converting the results to a charge particle injected into FPCCD 5x5 J-Lm 2 pixel with a shallow angle SIN may degrade down to 12, which is above the SIN we want for ILC, i.e. 10. 
D. Sr90
We irradiated Sr90 (3-ray to the CCD with an angle (Fig  ure15) . Few charge leakage to adjacent pixels were seen. Which shows the fully depleted characteristics of the CCD.
E. CTI (Charge Transfer Inefficiency)
SIN may degrade when signal charge generated at the pixel sensor is lost at transfer. The results we obtained in Figure 14 does not distinguish between the number of transfers or the position of the pixel. Thus we evaluated charge transfer 
# of horizontal transfers
In the Fe55 test we could see a low energy tail in Fe55 spectrum(Figure14). From observations that there were few charge leakage from adjacent pixels and no evident charge inefficiency, this is expected to be due to charge being trapped between Silicon bulk and epitaxial layer. Furthermore we can conclude that the SIN and energy resolution obtained Figure14 is caused by readout of CCD FDA circuit and the ASIC. In the 3rd readout ASIC prototype we aim to reduce power consumption down to the required amount as well as make improvements concerning readout speed, noise and other features. We used the following policy to reduce power consumption as well as improve readout speed and noise requirements.
1. For readout speed: change baseband transmission 2. For DNL: enable speed control, more careful for layout 3. For noise: remove any redundant circuits, simplify cir cuits.
For power consumption: circuit modifications and simpli
fications so that no extra power is consumed and change process.
IX. AFFROCOI DESIGN
The third readout prototype ASIC was AFFROCOI fab ricated with 0.25 J-lm TSMC process mixed signal CMOS process. The chip parameters are listed in TableIV 
A. Modifications to reduce power consumption
From results from FPCCD2B we removed redundant cir cuits and simplified the circuit.
Here are the modification we have made toward improving power consumption, 1. Cut any direct current (DC) that was consumed by modifying the design of LVTTLR and enable to turn off monitor circuits.
Reduce analog power consumption by removing DI
FAMPs used in LPF and replacing DIFAMPs used in CDS with low power consuming ones. 3. Reduce analog power consumption by replacing the ABUF that is used as a voltage follower with a more low power consuming circuit. 4. A large amount of both analog and digital current is also consumed at the comparator circuit. Since we use two ADCs alternatively we can switch off the comparator that is not in use. 5. Unify sequencer used for all channels to one circuit. 6. Reduce analog and digital power consumption by chang ing process from 0.35 J-lm to 0.25 J-lm.
Use low power consuming pads.
Although process modification will reduce both analog and digital power consumption. Reduction process size also leads to a decrease in signal power voltage and shortens time constant. Which can cause problems for our implementation. In order to treat faint signals from CCD a certain amount power voltage is needed for amplification. Short time constant can cause a mistakes in sampling time. Taking account all of the above factors we chose 0.25 J-lm process to manufacture AFFROCOI.
X. AFFROCOI RESULTS
A. Stable high speed operation 1) Baseband transmission: We changed the baseband trans mission from Return-to-Zero (RZ) to Non-Return-to-Zero (NRZ) and furthermore enable to return the comparator valid signal to give a synchronized signal for sampling. By using NRZ signal, the pulse width of the serial output becomes longer and with the synchronization signal it makes it more easier to sample. If" .. 2) Comparator speed control: FPCCD2B results show that DNL degrades at high speed operation where missing codes can be seen at low frequency. This is due to unstable com parator at high speed operation. Thus we implemented a speed control circuit to the comparator(Figure19). When signal current coming from the ADC capacitors enters the compara tor, the ideal operation would be that the PMOS transistor differential pair in the amplifier sends only the amount of current corresponding to the applied gate voltage. However in reality there are spike-like currents due to stray capacitance between the source-drain. The speed control circuit slows down the deciding time of the latch so that PMOS transistor can regain its original function and return a stable signal current output.
In AFFROCOl we can adjust the amount of RC in the comparator latch and chose the optimum operation speed of the comparator. Fig. 19 . schematic of ADC comparator with speed control circuit 3) High speed operation at 120 MHz: We verified stable operation up to a readout speed of 120 MHz clock. We cannot test above 120 MHz due to DAQ system limitations. Figure20 shows the pedestal distribution of AFFROC01 when operating under 120 MHz readout speed. The standard deviation of the pedestal width is 3.7 LSB.
Digital output
'00 ADCcount Fig. 20 . pedestal distribution of AFFROCOI @ 120 MHz
B. Differential non linearity( DNL)
Apart from implementing speed control and circuit simplifi cation, we also made improvement in layout especially in the ADC. We minimized the amount of extra wire and strength ened the wire to ADC comparator to increase stable current supply. Though post layout simulation we removed any bad stray capacitors that would negatively effect the comparator operation. With these modifications AFFROCOI showed major improvement in DNL, with results of within ±0.9 LSB at 100 MHz (Figure21) and ±1.5 LSB at 120 MHz(Figure22). .,
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Fig. 22. DNL @120 MHz
We measured the total power consumption of AFFROC01 chip and looked at its frequency dependence. Results are shown in Figure23. The red horizontal dashed line is the required total power consumption, the black vertical dashed line is the required readout speed and the filled boxes are the measured data You can see that we have succeeded in fulfilling the power consumption requirement under the required operation speed of 100 MHz. 3) Automatic signal generation: We enabled automatic test pulse generation within ASIC to simplify ASIC characteriza tion tests. 4) Offset adjustment: We can also operate charge injection to the comparator and adjustment offset. 5) Input capacitance: We changed the input capacitance of the ASIC from 20 pF to 1 pF, i.e. the optimum input capac itance to match the CCD impedance. We also implemented a gain boost circuit in the pre-amplifier in order to handle ASIC input signals, which amount has been reduced due to reduction of input capacitance.
E. Total noise budget/signal measurement accuracy
Measurement accuracy of the ASIC can be obtained by convolving the contribution of noise from standard deviation of the pedestal distribution and standard deviation of DNL. The results are 3.8 LSB at 100 MHz and 120 MHz. In order to calculate equivalent noise charge(ENC), we need to calculate the conversion rate of ADC values to electron units, which can be obtained from the gain in linearity. The ideal gain of the ASIC is 1 or 2 depending on the return capacitance in the pre-amplifier (see TableIV). However there is a frequency dependence in the measured gain, where high gain cannot be obtained at higher frequency above 75 MHz. This degrades ENC significantly. With measured gain, ENC is 48 electrons at 100 MHz and 120 MHz, which is above the required amount of 30 electrons. If ideal gain were to be obtained ENC would be 12 electrons, which is well below the requirement. Improvement is neces sary in the future to obtain high gain at high frequency.
XI. CONCLUSION
We have fabricated two readout ASICs for ILC vertex detec tor, FPCCD2B and AFFROCOl. FPCCD2B satisfies readout speed (100 MHz) and measurement accuracy (30 electrons) requirements, however it does not fulfill the power con sumption requirement (6 mW/ch) and has unreliable serial output which makes it difficult to conduct CCD tests at high frequency. Therefore we conducted CCD tests under 25 MHz and obtained promising results concerning noise and SIN. The new manufactured ASIC prototype AFFROCOI has shown major improvements in readout speed, DNL and power con sumption. However we could not obtain high gain at high frequency, thus degrading ENe. Efforts will be made in the future to obtain high gain.
The specifications and chip parameters of both prototypes are shown in TableIII and IV. 
